4.36 fJ/Conversion-step Ultralow-power 16-bit Successive Approximation Register Capacitance-to-digital Converter in 0.18 µm CMOS Process

Jaesung Kim,1 Kwonsang Han,1 Hyungseup Kim,1 Byeoncheol Lee,1 Sangyoun Shin,2 and HyoungHo Ko1*

1Department of Electronics Engineering, Chungnam National University, Daejeon 34134, Republic of Korea
2Korea Aerospace Research Institute, Daejeon 34133, Republic of Korea

(Received April 13, 2018; accepted March 20, 2019)

Keywords: capacitance-to-digital converter (CDC), SAR algorithm, ultralow-power consumption, energy efficiency, correlated double sampling (CDS)

In this paper, we present an ultralow-power 16-bit successive approximation register (SAR) capacitance-to-digital converter (CDC) for capacitive sensors. To obtain ultralow power consumption, the CDC is designed using 0.7 V input voltage. Furthermore, the CDC employs a SAR algorithm to obtain low power consumption and a simplified structure. The proposed circuit uses a capacitive sensing amplifier (CSA) and a dynamic latch comparator to achieve parasitic capacitance-insensitive operation and energy efficiency. The CSA adopts a correlated double sampling (CDS) technique to reduce flicker (1/f) noise to achieve low-noise characteristics. The SAR algorithm is implemented in the dual operating mode, using an 8-bit coarse programmable capacitor array in the capacitance domain and an 8-bit R-2R digital-to-analog converter (DAC) in the charge domain. The R-2R DAC determines the lower 8-bit, and the remaining upper 8-bit is determined by the CDAC. To obtain ultralow power consumption, the minimum resistor of the R-2R DAC is 1.5 MΩ. The proposed CDC achieves a wide input capacitance range of 12.6 pF and a high resolution of 0.191 fF in simulation. The CDC is fabricated in the 0.18 µm 1P6M CMOS process with an active area of 0.63 mm². The total power consumption of the CDC is 0.254 µW with a 0.7 V supply in simulation. The SAR CDC achieves a simulated 16-bit resolution within a conversion time of 1.125 ms and an energy-efficiency figure-of-merit (FoM) of 4.36 fJ/conversion step.

1. Introduction

Micro-electromechanical systems (MEMS) sensors are receiving particular attention owing to their small size, high signal-to-noise ratio (SNR), and low cost. Among them, the capacitive sensor is widely used in accelerometers, liquid-level gauges, and pressure and humidity sensors owing to its low power, high accuracy, low-temperature dependence, and good compatibility with CMOS.1–6 Furthermore, these sensors are used in products such as initial measurement...
units, smartphones, wearable devices, and smart houses.\(^{(1,2)}\) To use a capacitive sensor, a capacitance readout IC is required. Conventionally, the capacitance readout IC converts the capacitance to voltage and subsequently to a digital code using an analog-to-digital converter (ADC). However, the addition of an ADC results in complex circuits, larger sizes, and higher power consumption.

Recently, to address these disadvantages, the capacitance readout IC has preferably been in the form of a capacitance-to-digital converter (CDC). Unlike conventional capacitance readout ICs, CDC can convert the capacitance directly into a digital code, eliminating the need for additional ADCs, which can be beneficial in terms of complexity, size, and power consumption.\(^{(22)}\) Because a CDC is used in products operated using batteries, low power and high-resolution characteristics are important. For high resolution, the delta sigma (ΔΣ) CDC was proposed.\(^{(7,8)}\) The ΔΣ CDC achieves high resolution through oversampling and noise shaping. However, power consumption is increased by oversampling and using the digital decimation filter, and the capacitance range is reduced to avoid a modulator overload. To achieve a wide capacitance range, a semidigital CDC that converts time to a digital code after first converting the capacitance to time was proposed.\(^{(9–11)}\) The semidigital CDC expanded the capacitance range by converting the input capacitance to time. However, a fast digital counter and a high-frequency reference clock are required, thereby resulting in larger jitter noise and power consumption. To achieve good energy efficiency, a successive approximation register (SAR) CDC was proposed.\(^{(12)}\) The schematic of the conventional SAR CDC is shown in Fig. 1. Because the sensor capacitance \(C_s\) is connected to the high-impedance node \(V_x\), the sampled charge is redistributed to all capacitances connected to node \(V_x\) including that of the parasitic capacitor \(C_p\), which can be very large, especially for off-chip capacitive sensors. This offset voltage causes a conversion error that eventually leads to a reduction in resolution. To address the offset error limitation, a method using a charge amplifier before a comparator was proposed.\(^{(13)}\) However, the architecture has reduced the energy efficiency owing to the use of the power-consuming operational transconductance amplifier (OTA).

Fig. 1. Schematic of the conventional SAR CDC.
We herein present the ultralow-power SAR CDC for capacitive sensors. The proposed CDC increases the energy efficiency by applying the SAR algorithm and creates a more energy-efficient comparator by organizing the sensors in the capacitive sensing amplifier (CSA) and dynamic latch structures, thereby rendering them insensitive to offsets caused by the parasitic capacitor. In addition, the CSA implemented the ultralow power using the inverter-based amplifier. Furthermore, the CSA uses a designed correlated double sampling (CDS) technique to reduce the offset and flicker noise ($1/f$). The conventional SAR algorithm uses only the capacitor digital-to-analog converter (CDAC) using the cap array, and the resolution is limited owing to the parasitic cap that was generated by the cap array. To address this limitation, the proposed SAR algorithm is implemented in the dual operating mode, using an 8-bit coarse programmable capacitor array in the capacitance domain and an 8-bit R-2R DAC in the charge domain. The CDC is optimized and implemented in 0.18 µm CMOS technology and achieves an energy-efficiency figure-of-merit (FoM) of 4.36-fJ/conversion step.

2. Circuit Operation of Proposed SAR CDC

2.1 Architecture of the proposed SAR CDC

A schematic of the proposed 16-bit SAR CDC circuit and the timing diagram are shown in Fig. 2. It comprises a CSA, dynamic latch, SAR control logic, 8-bit coarse programmable capacitor array (CDAC), and 8-bit R-2R DAC.

To achieve energy efficiency, the CSA is a conventional inverter-based amplifier. The inverter-based amplifier can be implemented in the self-biased form. Furthermore, the sourcing current can be reused as the sinking current. This results in excellent noise efficiency factor (NEF) characteristics and good energy efficiency.
2.2 Operation of the proposed SAR CDC

The circuit operation is performed in two phases. The SAR CDC requires non-overlapping clocks, P1 and P2, as well as a SAR clock. The operation of the input stage of the proposed SAR CDC is shown in Fig. 3.

P1 is the sampling phase in which the sensor capacitor and the DAC are charged. Subsequently, the CSA operates as a unit gain buffer. The stored charge is given by

$$P_1 : (C_0 + \Delta C)(V_{ref} - V_{DD}) + (C_0 - \Delta C) \cdot V_{ref}. \quad (1)$$

Furthermore, owing to the CDS technique, the feedback capacitor ($C_f$) is charged with low-frequency noise. P2 is the amplifying phase in which the charge on the sensor capacitor and DAC is redistributed to the $C_f$. The charge is given by

$$P_2 : (C_0 + \Delta C) \cdot V_{ref} + (C_0 - \Delta C)(V_{ref} - V_{DD}) + C_f \cdot (V_{ref} - V_{OUT}) + C_{DAC} \cdot V_{DAC}. \quad (2)$$

Furthermore, the low-frequency noise stored in the $C_f$ is subtracted. Because charge is conserved, from Eqs. (1) and (2), the output voltage ($V_{OUT}$) of the CSA is

$$V_{OUT} = \frac{2 \cdot \Delta C \cdot V_{DD} + C_{DAC} \cdot V_{DAC}}{C_f} + V_{ref}. \quad (3)$$

Thus, the differential voltage at the comparator input terminals ($\Delta V$) is given by

$$\Delta V = V_{OUT} - V_{ref} = \frac{2 \cdot \Delta C \cdot V_{DD} + C_{DAC} \cdot V_{DAC}}{C_f}. \quad (4)$$

The comparator input terminals ($\Delta V$) are subsequently converted to a digital code through the comparator. The comparator used in the proposed CDC is shown in Fig. 4.

---

**Fig. 3.** Operation of the input stage.

**Fig. 4.** Schematic of the dynamic latch comparator.
uses a dynamic latch structure to obtain good energy efficiency. The comparator output enters the SAR algorithm of the 16-bit SAR logic, with the top 8-bit controlling the CDAC and the bottom 8-bit controlling the R-2R DAC.

The CDAC operates in the capacitance domain with the upper 8-bit, and the R-2R DAC operates in the charge domain with the lower 8-bit. In the charge-domain operation, charge is stored to $C_{DAC}$ in proportion to the output voltage of the R-2R DAC in the P1 phase. Furthermore, the stored charge is redistributed to the CSA input in the P2 phase. In the proposed CDC, the $C_{DAC}$ is 49 fF, the input capacitance range is 12.6 pF, and the high resolution is 0.191 fF.

3. Design and Simulation Results of Proposed IC

3.1 Design of the proposed SAR CDC

The layout of the proposed ultralow-power SAR CDC is shown in Fig. 5. The entire layout consisted of the CSA, comparator, timing generator, CAP DAC, R-2R DAC, and SAR logic. The proposed SAR CDC is designed for the 0.18 µm 1P6M CMOS process with an active area of 0.63 mm².

3.2 Simulation results of the proposed SAR CDC

The simulation results of the proposed SAR CDC are shown in Fig. 6. Figures 6(a) and 6(c) show the change in input capacitance over time. The change in input capacitance was from 0 to 12.6 pF in the sine and ramp waveforms. Figures 6(b) and 6(d) show the digital output code of the proposed SAR CDC.

The energy efficiency of the proposed SAR CDC is evaluated using the energy-efficiency FoM. The FoM is given by

$$\text{FoM} = \frac{P_{\text{avg}} \times T_{\text{conv}}}{2^R},$$

(5)
where $P_{avg}$ is the average power, $T_{conv}$ is the conversion time, and $R$ is the effective resolution in bit. Furthermore, the effective resolution is given by

$$R = \frac{\text{SNR} - 1.76}{6.02},$$

where the SNR is given by

$$\text{SNR} = 20 \cdot \log \left( \frac{\text{Capacitance Range}}{2 \sqrt{2} \cdot \text{Absolute Resolution}} \right).$$

The absolute resolution was obtained as the rms value of the output code after setting the input capacitance. When the transient noise was 10 mHz $f_{\text{min}}$, 100 kHz $f_{\text{max}}$, and 1 $f_{\text{seed}}$, the digital output code is as shown in Fig. 7. The simulation results showed that the output noise was less than 1 least significant bit (LSB). Thus, the effective resolution was expressed in 16 bits.

The proposed SAR CDC has a power of 0.254 µW, a conversion time of 1.125 ms, and an effective resolution of 16 bits, resulting in a 4.36-fJ/conversion step in simulation. A performance summary of the simulated parameters and comparisons with state-of-the-art CDCs are shown in Table 1. In addition, Fig. 8 shows a comparison of the FoM and capacitance range,
Table 1
Performance comparison: summary of measured parameters.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Ref. 7</th>
<th>Ref. 9</th>
<th>Ref. 14</th>
<th>Ref. 15</th>
<th>Ref. 16</th>
<th>Ref. 17</th>
<th>Ref. 18</th>
<th>Ref. 19</th>
<th>This work (sim.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Architecture</td>
<td>∆Σ</td>
<td>C2T</td>
<td>2nd- ∆Σ</td>
<td>SAR</td>
<td>SAR</td>
<td>∆Σ+</td>
<td>ZCBC</td>
<td>SAR</td>
<td>SAR</td>
</tr>
<tr>
<td>Output format</td>
<td>Bit stream</td>
<td>PM</td>
<td>Bit stream</td>
<td>Digital code</td>
<td>Digital code</td>
<td>Bit stream</td>
<td>Digital code</td>
<td>Digital code</td>
<td>Digital code</td>
</tr>
<tr>
<td>Technology (μm)</td>
<td>0.16</td>
<td>0.35</td>
<td>0.18</td>
<td>0.35</td>
<td>0.18</td>
<td>0.18</td>
<td>0.18</td>
<td>0.18</td>
<td>0.18</td>
</tr>
<tr>
<td>Supply (V)</td>
<td>1.2</td>
<td>3.3</td>
<td>2.6</td>
<td>3.3</td>
<td>0.9/1</td>
<td>N/R</td>
<td>1.4</td>
<td>1.8</td>
<td>0.7</td>
</tr>
<tr>
<td>Power (μW)</td>
<td>10.3</td>
<td>211</td>
<td>2340</td>
<td>303</td>
<td>3.84</td>
<td>15</td>
<td>33.7</td>
<td>86.4</td>
<td>0.254</td>
</tr>
<tr>
<td>Active area (mm²)</td>
<td>0.28</td>
<td>0.51</td>
<td>0.67</td>
<td>0.07</td>
<td>0.1</td>
<td>N/R</td>
<td>0.46</td>
<td>0.55</td>
<td>0.63</td>
</tr>
<tr>
<td>Conversion time (ms)</td>
<td>0.8</td>
<td>7.6</td>
<td>3.07</td>
<td>0.65</td>
<td>0.0425</td>
<td>0.128</td>
<td>0.23</td>
<td>1.125</td>
<td>1.125</td>
</tr>
<tr>
<td>Capacitance range (pF)</td>
<td>0.54</td>
<td>−1.06</td>
<td>6.8</td>
<td>10</td>
<td>16</td>
<td>16.14</td>
<td>1</td>
<td>−10000</td>
<td>24</td>
</tr>
<tr>
<td>ENOB (bit)</td>
<td>11.1</td>
<td>15</td>
<td>17.4</td>
<td>12.5</td>
<td>11.8</td>
<td>13</td>
<td>15.4</td>
<td>11.49</td>
<td>16</td>
</tr>
<tr>
<td>FoM (pJ/step)</td>
<td>3.754</td>
<td>49</td>
<td>37</td>
<td>34</td>
<td>0.045</td>
<td>0.23</td>
<td>0.179</td>
<td>31.6</td>
<td>0.00436</td>
</tr>
</tbody>
</table>

C2T = capacitance-to-time, PM = period modulation, ZCBC = zero-crossing-based circuits.

Fig. 7. Simulation result when setting the input capacitance.

Fig. 8 (Color online) Comparison of capacitance ranges and FoMs.
which represents the energy efficiency. In Table 1, the power consumption of the proposed SAR CDC is 0.254 µW, which is much lower than that of the SAR structures. As shown in Fig. 8, the proposed SAR CDC achieves a FoM of 4.36 fJ/conversion step, which is much lower than those in previous works, resulting in excellent energy efficiency in the reasonable capacitance range.

4. Conclusion

We herein presented the ultralow-power 16-bit SAR CDC for the capacitive sensor. The proposed SAR CDC used the inverter-based CSA, dynamic latch comparator, and SAR algorithm for energy efficiency. The CSA also used CDS techniques to reduce the offset and the flicker noise (1/f). Additionally, the SAR algorithm was implemented in the dual operating mode, using an 8-bit coarse programmable capacitor array in the capacitance domain, and an 8-bit R-2R DAC in the charge domain to reduce the offset caused by the parasitic cap on the CDAC. The proposed CDC was designed for the 0.18 µm 1P6M CMOS process with an active area of 0.63 mm². The total power consumption of the proposed CDC was 0.254 µW with a 0.7 V supply in simulation. Furthermore, the proposed CDC achieved an energy-efficiency FoM of 4.36-fJ/conversion step in simulation.

Acknowledgments

This research was supported by the NanoMaterial Technology Development Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science, ICT, and Future Planning (2015M3A7B7045527). This research was also supported by the IC Design Education Center (IDEC).

References


About the Authors

Jaesung Kim received his B.S. degree in Electronics Engineering from Chungnam National University, Daejeon, Republic of Korea, in 2018, where he is currently pursuing his M.S. degree. His current research interests are on the design of CMOS analog and mixed-mode integrated circuits.

Kwonsang Han received his B.S. degree in Electronics Engineering from Chungnam National University, Daejeon, Republic of Korea, in 2018, where he is currently pursuing his M.S. degree. His current research interests are on the design of CMOS analog and mixed-mode integrated circuits.

Hyungseup Kim received his B.S. degree in Electronics Engineering from Chungnam National University, Daejeon, Republic of Korea, in 2014, where he is currently pursuing his Ph.D. degree. His current research interests are on the design of sensor interface circuits, biosignal acquisition circuits, secure integrated circuits, data converters, and mixed-mode integrated circuits.

Byeoncheol Lee received his B.S. degree in Electronics Engineering from Chungnam National University, Daejeon, Republic of Korea, in 2017, where he is currently pursuing his M.S. degree. His current research interests are on the design of CMOS analog and mixed-mode integrated circuits.

Sangyoun Shin received his B.S. and M.S. degrees from Sogang University, Republic of Korea, in 1999 and 2001, respectively. From 2001 to 2008, he worked with Samsung Electronics as a senior engineer. In 2008, he joined the Satellite Payload Development Division of Korea Aerospace Research Institute, where he is currently a payload electronics senior researcher. His current research interests are on the design of the high-resolution lunar camera electronics of the Korea Pathfinder Lunar Orbiter.
Hyoungho Ko received his B.S. and Ph.D. degrees in Electrical Engineering from Seoul National University, Republic of Korea, in 2003 and 2008, respectively. From 2008 to 2010, he worked with Samsung Electronics as a senior engineer. In 2010, he joined the Department of Electronics Engineering at Chungnam National University, Republic of Korea, where he is currently an associate professor. His current research interests are on the design of CMOS analog and mixed-mode integrated circuits.